Jump to content

[IDA Tutorial] How to Disable Memory Checks


1,095 posts in this topic

Recommended Posts

Posted

You said that:

0xA99D8 ADD R1, R0, R5 //add R0 with R1 and put that value into R5

But usually, the ARM Instruction Syntax isn't: <operation>{cond}{flags} Rd,Rn,Operand2? Which means:

0xA99D8 ADD R1, R0, R5 //add R1 (first source register) with R5 (the operand2, flexible second operand) and put that value into R0 (Destination Register)??

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
×
  • Create New...

Important Information

We would like to place cookies on your device to help make this website better. The website cannot give you the best user experience without cookies. You can accept or decline our cookies. You may also adjust your cookie settings. Privacy Policy - Guidelines