![](https://iosgods.com/uploads/set_resources_93/84c1e40ea0e759e3f1505eb1788ddf3c_pattern.png)
digaogt
Newbie-
Posts
10 -
Joined
-
Last visited
digaogt's Achievements
-
You said that: 0xA99D8 ADD R1, R0, R5 //add R0 with R1 and put that value into R5 But usually, the ARM Instruction Syntax isn't: <operation>{cond}{flags} Rd,Rn,Operand2? Which means: 0xA99D8 ADD R1, R0, R5 //add R1 (first source register) with R5 (the operand2, flexible second operand) and put that value into R0 (Destination Register)??
-
You can add BrickBreakerHero to the list!
-
Thanks
-
Thanks
-
Thanks
-
Thanks
-
Thanks
-
I want to see how it works