Jump to content

digaogt

Newbie
  • Posts

    10
  • Joined

  • Last visited

Profile Information

  • iDevice
    iPad Air 2
  • Jailbroken
    Yes
  • Rooted
    Yes

Recent Profile Visitors

115 profile views

digaogt's Achievements

Newbie

Newbie (1/14)

  • 4 Years In
  • Reacting Well
  • Week One Done
  • One Month Later
  • One Year In

Recent Badges

0

Reputation

  1. You said that: 0xA99D8 ADD R1, R0, R5 //add R0 with R1 and put that value into R5 But usually, the ARM Instruction Syntax isn't: <operation>{cond}{flags} Rd,Rn,Operand2? Which means: 0xA99D8 ADD R1, R0, R5 //add R1 (first source register) with R5 (the operand2, flexible second operand) and put that value into R0 (Destination Register)??
×
  • Create New...

Important Information

We would like to place cookies on your device to help make this website better. The website cannot give you the best user experience without cookies. You can accept or decline our cookies. You may also adjust your cookie settings. Privacy Policy - Guidelines